[原创] TI TIDEP-0087电动汽车(EV)充电桩人机接口(HMI)参考设计

TI公司的TIDEP-0087是采用AM335x系列微处理器的电动汽车( EV)充电基础设施人机接口(HMI)参考设计,采用软件加速图像和Qt电阻触摸屏,4.3吋LCD支持480x272分辨率,其它显示器可升级2048x2048,主要用在电动汽车(EV)充电桩HMI模块.本文介绍AM335x系列微处理器主要特性和功能框图,参考设计TIDEP-0087主要特性和框图,以及TMDSSK3358评估板电路图和材料清单.

The AM335x microprocessors, based on the ARM Cortex-A8 processor, are enhanced with image,graphics processing, peripherals and industrial interface options such as EtherCAT and PROFIBUS. Thedevices support high-level operating systems (HLOS). Linux® and Android™ are available free of chargefrom TI.

The AM335x microprocessor contain the subsystems shown in Figure 1 and a brief description of eachfollows:

The microprocessor unit (MPU) subsystem is based on the ARM Cortex-A8 processor and the PowerVRSGX™ Graphics Accelerator subsystem provides 3D graphics acceleration to support display and gamingeffects.

The PRU-ICSS is separate from the ARM core, allowing independent operation and clocking for greaterefficiency and flexibility. The PRU-ICSS enables additional peripheral interfaces and real-time protocolssuch as EtherCAT, PROFINET, EtherNet/IP, PROFIBUS, Ethernet Powerlink, Sercos, and others.

Additionally, the programmable nature of the PRU-ICSS, along with its access to pins, events and allsystem-on-chip (SoC) resources, provides flexibility in implementing fast, real-time responses, specializeddata handling operations, custom peripheral interfaces, and in offloading tasks from the other processorcores of SoC.

AM335x系列主要特性:

• Up to 1-GHz Sitara™ ARM® Cortex®-A8 32‑BitRISC Processor
– NEON™ SIMD Coprocessor
– 32KB of L1 Instruction and 32KB of Data CacheWith Single-Error Detection (Parity)
– 256KB of L2 Cache With Error Correcting Code(ECC)
– 176KB of On-Chip Boot ROM
– 64KB of Dedicated RAM
– Emulation and Debug - JTAG
– Interrupt Controller (up to 128 InterruptRequests)
• On-Chip Memory (Shared L3 RAM)
– 64KB of General-Purpose On-Chip MemoryController (OCMC) RAM
– Accessible to All Masters
– Supports Retention for Fast Wakeup
• External Memory Interfaces (EMIF)
– mDDR(LPDDR), DDR2, DDR3, DDR3LController:
• mDDR: 200-MHz Clock (400-MHz DataRate)
• DDR2: 266-MHz Clock (532-MHz Data Rate)
• DDR3: 400-MHz Clock (800-MHz Data Rate)
• DDR3L: 400-MHz Clock (800-MHz DataRate)
• 16-Bit Data Bus
• 1GB of Total Addressable Space
• Supports One x16 or Two x8 Memory DeviceConfigurations
– General-Purpose Memory Controller (GPMC)
• Flexible 8-Bit and 16-Bit AsynchronousMemory Interface With up to Seven ChipSelects (NAND, NOR, Muxed-NOR, SRAM)
• Uses BCH Code to Support 4-, 8-, or 16-BitECC
• Uses Hamming Code to Support 1-Bit ECC
– Error Locator Module (ELM)
• Used in Conjunction With the GPMC toLocate Addresses of Data Errors from
Syndrome Polynomials Generated Using aBCH Algorithm
• Supports 4-, 8-, and 16-Bit per 512-ByteBlock Error Location Based on BCH
Algorithms
• Programmable Real-Time Unit Subsystem andIndustrial Communication Subsystem (PRU-ICSS)
– Supports Protocols such as EtherCAT®,PROFIBUS, PROFINET, EtherNet/IP™, and
More
– Two Programmable Real-Time Units (PRUs)
• 32-Bit Load/Store RISC Processor Capableof Running at 200 MHz
• 8KB of Instruction RAM With Single-ErrorDetection (Parity)
• 8KB of Data RAM With Single-ErrorDetection (Parity)
• Single-Cycle 32-Bit Multiplier With 64-BitAccumulator
• Enhanced GPIO Module Provides Shift-In/Out Support and Parallel Latch on
External Signal
– 12KB of Shared RAM With Single-ErrorDetection (Parity)
– Three 120-Byte Register Banks Accessible byEach PRU
– Interrupt Controller (INTC) for Handling SystemInput Events
– Local Interconnect Bus for Connecting Internaland External Masters to the Resources Insidethe PRU-ICSS
– Peripherals Inside the PRU-ICSS:
• One UART Port With Flow Control Pins,Supports up to 12 Mbps
• One Enhanced Capture (eCAP) Module
• Two MII Ethernet Ports that SupportIndustrial Ethernet, such as EtherCAT
• One MDIO Port
• Power, Reset, and Clock Management (PRCM)Module
– Controls the Entry and Exit of Stand-By andDeep-Sleep Modes
– Responsible for Sleep Sequencing, PowerDomain Switch-Off Sequencing, Wake-Up
Sequencing, and Power Domain Switch-OnSequencing
– Clocks
• Integrated 15- to 35-MHz High-FrequencyOscillator Used to Generate a Reference
Clock for Various System and PeripheralClocks
• Supports Individual Clock Enable andDisable Control for Subsystems andPeripherals to Facilitate Reduced PowerConsumption
• Five ADPLLs to Generate System Clocks(MPU Subsystem, DDR Interface, USB and
Peripherals [MMC and SD, UART, SPI, I2C],L3, L4, Ethernet, GFX [SGX530], LCD Pixel
Clock)
– Power
• Two Nonswitchable Power Domains (Real-Time Clock [RTC], Wake-Up Logic
[WAKEUP])
• Three Switchable Power Domains (MPUSubsystem [MPU], SGX530 [GFX],
Peripherals and Infrastructure [PER])
• Implements SmartReflex™ Class 2B forCore Voltage scaling Based On Die
Temperature, Process Variation, andPerformance (Adaptive Voltage Scaling
[AVS])
• Dynamic Voltage Frequency Scaling (DVFS)
• Real-Time Clock (RTC)
– Real-Time Date (Day-Month-Year-Day of Week)and Time (Hours-Minutes-Seconds) Information
– Internal 32.768-kHz Oscillator, RTC Logic and1.1-V Internal LDO
– Independent Power-on-Reset(RTC_PWRONRSTn) Input
– Dedicated Input Pin (EXT_WAKEUP) forExternal Wake Events
– Programmable Alarm Can be Used to GenerateInternal Interrupts to the PRCM (for Wakeup) orCortex-A8 (for Event Notification)
– Programmable Alarm Can be Used WithExternal Output (PMIC_POWER_EN) to Enablethe Power Management IC to Restore Non-RTCPower Domains
• Peripherals
– Up to Two USB 2.0 High-Speed OTG PortsWith Integrated PHY
– Up to Two Industrial Gigabit Ethernet MACs (10,100, 1000 Mbps)
• Integrated Switch
• Each MAC Supports MII, RMII, RGMII, andMDIO Interfaces
• Ethernet MACs and Switch Can OperateIndependent of Other Functions
• IEEE 1588v2 Precision Time Protocol (PTP)
– Up to Two Controller-Area Network (CAN) Ports
• Supports CAN Version 2 Parts A and B
– Up to Two Multichannel Audio Serial Ports(McASPs)
• Transmit and Receive Clocks up to 50 MHz
• Up to Four Serial Data Pins per McASP PortWith Independent TX and RX Clocks
• Supports Time Division Multiplexing (TDM),Inter-IC Sound (I2S), and Similar Formats
• Supports Digital Audio InterfaceTransmission (SPDIF, IEC60958-1, andAES-3 Formats)
• FIFO Buffers for Transmit and Receive (256Bytes)
– Up to Six UARTs
• All UARTs Support IrDA and CIR Modes
• All UARTs Support RTS and CTS FlowControl
• UART1 Supports Full Modem Control
– Up to Two Master and Slave McSPI SerialInterfaces
• Up to Two Chip Selects
• Up to 48 MHz
– Up to Three MMC, SD, SDIO Ports
• 1-, 4- and 8-Bit MMC, SD, SDIO Modes
• MMCSD0 has Dedicated Power Rail for
1.8‑V or 3.3-V Operation
• Up to 48-MHz Data Transfer Rate
• Supports Card Detect and Write Protect
• Complies With MMC4.3, SD, SDIO 2.0Specifications
– Up to Three I2C Master and Slave Interfaces
• Standard Mode (up to 100 kHz)
• Fast Mode (up to 400 kHz)
– Up to Four Banks of General-Purpose I/O(GPIO) Pins
• 32 GPIO Pins per Bank (Multiplexed WithOther Functional Pins)
• GPIO Pins Can be Used as Interrupt Inputs(up to Two Interrupt Inputs per Bank)
– Up to Three External DMA Event Inputs that canAlso be Used as Interrupt Inputs
– Eight 32-Bit General-Purpose Timers
• DMTIMER1 is a 1-ms Timer Used forOperating System (OS) Ticks
• DMTIMER4–DMTIMER7 are Pinned Out
– One Watchdog Timer
– SGX530 3D Graphics Engine
• Tile-Based Architecture Delivering up to 20Million Polygons per Second
• Universal Scalable Shader Engine (USSE) isa Multithreaded Engine Incorporating Pixel
and Vertex Shader Functionality
• Advanced Shader Feature Set in Excess ofMicrosoft VS3.0, PS3.0, and OGL2.0
• Industry Standard API Support of Direct3DMobile, OGL-ES 1.1 and 2.0, OpenVG 1.0,
andOpenMax
• Fine-Grained Task Switching, LoadBalancing, and Power Management
• Advanced Geometry DMA-Driven Operationfor Minimum CPU Interaction
• Programmable High-Quality Image Anti-Aliasing
• Fully Virtualized Memory Addressing for OSOperation in a Unified Memory Architecture
– LCD Controller
• Up to 24-Bit Data Output; 8 Bits per Pixel(RGB)
• Resolution up to 2048 × 2048 (WithMaximum 126-MHz Pixel Clock)
• Integrated LCD Interface Display Driver(LIDD) Controller
• Integrated Raster Controller
• Integrated DMA Engine to Pull Data from theExternal Frame Buffer Without Burdening theProcessor via Interrupts or a Firmware Timer
• 512-Word Deep Internal FIFO
• Supported Display Types:
– Character Displays - Uses LIDDController to Program these Displays
– Passive Matrix LCD Displays - Uses LCDRaster Display Controller to ProvideTiming and Data for Constant GraphicsRefresh to a Passive Display
– Active Matrix LCD Displays – UsesExternal Frame Buffer Space and theInternal DMA Engine to Drive StreamingData to the Panel
– 12-Bit Successive Approximation Register(SAR) ADC
• 200K Samples per Second
• Input can be Selected from any of the EightAnalog Inputs Multiplexed Through an 8:1
Analog Switch
• Can be Configured to Operate as a 4-Wire,5-Wire, or 8-Wire Resistive Touch Screen
Controller (TSC) Interface
– Up to Three 32-Bit eCAP Modules
• Configurable as Three Capture Inputs orThree Auxiliary PWM Outputs
– Up to Three Enhanced High-Resolution PWMModules (eHRPWMs)
• Dedicated 16-Bit Time-Base Counter WithTime and Frequency Controls
• Configurable as Six Single-Ended, Six Dual-Edge Symmetric, or Three Dual-Edge
Asymmetric Outputs
– Up to Three 32-Bit Enhanced QuadratureEncoder Pulse (eQEP) Modules
• Device Identification
– Contains Electrical Fuse Farm (FuseFarm) ofWhich Some Bits are Factory Programmable
• Production ID
• Device Part Number (Unique JTAG ID)
• Device Revision (Readable by Host ARM)
• Debug Interface Support
– JTAG and cJTAG for ARM (Cortex-A8 andPRCM), PRU-ICSS Debug
– Supports Device Boundary Scan
– Supports IEEE 1500
• DMA
– On-Chip Enhanced DMA Controller (EDMA) hasThree Third-Party Transfer Controllers (TPTCs)and One Third-Party Channel Controller(TPCC), Which Supports up to 64
Programmable Logical Channels and EightQDMA Channels. EDMA is Used for:
• Transfers to and from On-Chip Memories
• Transfers to and from External Storage(EMIF, GPMC, Slave Peripherals)
• Inter-Processor Communication (IPC)
– Integrates Hardware-Based Mailbox for IPC andSpinlock for Process Synchronization BetweenCortex-A8, PRCM, and PRU-ICSS
• Mailbox Registers that Generate Interrupts
– Four Initiators (Cortex-A8, PRCM, PRU0,PRU1)
• Spinlock has 128 Software-Assigned LockRegisters
• Security
– Crypto Hardware Accelerators (AES, SHA,RNG)
– Secure Boot
• Boot Modes
– Boot Mode is Selected Through BootConfiguration Pins Latched on the Rising Edge
of the PWRONRSTn Reset Input Pin• Packages:
– 298-Pin S-PBGA-N298 Via Channel Package(ZCE Suffix), 0.65-mm Ball Pitch
– 324-Pin S-PBGA-N324 Package(ZCZ Suffix), 0.80-mm Ball Pitch

AM335x系列应用:

• Gaming Peripherals
• Home and Industrial Automation
• Consumer Medical Appliances
• Printers
• Smart Toll Systems
• Connected Vending Machines
• Weighing Scales
• Educational Consoles
• Advanced Toys

[原创] TI TIDEP-0087电动汽车(EV)充电桩人机接口(HMI)参考设计


图1.AM335x系列功能框图

EV充电基础设施人机接口(HMI)参考设计TIDEP-0087

This processor-based reference design facilitates a quicker time to market and helps customers design cost-effective, human machine interface (HMI) solutions for electric vehicle (EV) charging infrastructure or EV supply equipment (EVSE). This reference design showcases a two-dimensional (2-D) Qt graphical user interface (GUI), which is typical for EVSE HMI, along with TI processor capabilities for software-rendered graphics. The AM335x processors provide scalability with various processing speeds, compatible software to satisfy low-to high-end applications, and ample connectivity with the key peripherals required for EVSE HMI, such as universal asynchronous receiver/transmitter (UART) and CAN.

With increasing battery capacity and decreasing battery cost, electric vehicles are becoming moremainstream each day. The EVSE is an infrastructure element that supplies electric energy for therecharging of electric vehicles, such as plug-in electric vehicles, including electric cars, neighborhoodelectric vehicles, and plug-in hybrids.

The EVSE system consists of a power stage, some sort of central processing unit (CPU) such as amicrocontroller (MCU) or microprocessor (MPU), communication subsystems for both internal dataexchange and external communications, and an HMI.

The Sitara™ AM335x processor, which is one of the most popular processors for industrial HMIapplications, not only has the resources targeted for processing the user interface of a charging station,but the AM335x processor’s easy-to-use programming tools and portfolio of on-chip capabilities givedesigners a head start on EVSE development projects.

Based on the AM335x Starter Kit Evaluation Module (EVM), the TIDEP-0087 reference design is a quickstarting point for customers who want to design an EVSE HMI module or system for an EV charginginfrastructure.

The TI AM335x high-performance processors are based on the ARM® Cortex®-A8 core.These enhanced processors have rich peripherals and an advanced display capability, including 2-D and3-D acceleration to help customers design cost-effective EVSE HMIs. The devices support high-leveloperating systems (HLOS) such as Linux, which is available free of charge from TI. The devices offer anupgrade to systems based on lower-performance ARM cores, provide updated peripherals, and supportthe typical interfaces to connect to EV charging power stages, such as UART and CAN.

参考设计TIDEP-0087主要特性:

4 example screens of charging station options using software accelerated graphics and Qt
Resistive touchscreen enabled
Support for 480x272 resolution on included 4.3 inch LCD, but scalable up to 2048x2048 on other displays
Built on TI’s Processor SDK-Linux for scalability to other Sitara processors

用户喜欢...

SAM L10 /L11ARM®Cortex®-M23 MCU

微芯片技术SAM L10 / L11 ARM皮质-M23 MCU是超低功率,32位MCU用的TrustZone,加密,和增强的正温度系数(PTC)。所述SAM L10 / L11的MCU来与32MHz的ARM皮质-M23芯与单周期硬件乘法器,硬件除法,嵌套矢量中...


基于高性能32位Arm®Cortex®-M4 RISC处理器 ATSAM4E8

Microchip Technology ATSAM4E8基于臂的闪存微控制器(MCU)基于高性能32位ArmCortex-M4 RISC处理器,并包含一个浮点单元(FPU)。ATSAM4E8 MCU的最高速度为120MHz,具有高达1024 KB的闪存,2 KB的高速缓存和高达...


ARM在AI中受到攻击

用于加速客户端机器学习任务的近十多种处理器内核正在竞争SoC中的一些点,其中一些已经被设计用于智能手机。他们的目标是比处理器IP巨人Arm更快地获得市场优势,预计将很快宣布它自己的...


以前的英特尔Exec能否成功采用旧的ARM SoC?

由英特尔总裁ReneJames领导的创业公司安培计算公司(Ampere Computing)推出了基于ARM的服务器SoC,承诺加速超大规模云计算创新。 蕾妮詹姆斯 詹姆斯的新公司将瞄准由英特尔主导的快速增长的数据...


ARM还是x86?用于LPWAN网关的Qseven模块

来自法国物联网和嵌入式系统工程专家EXPEMB的FlexGate低功耗广域网(LPWAN)网关基于congatec公司的Qseven计算机模块。这使供应商可以自由选择任何ARM或x86低功耗处理器的客户需求。 连接的分布式...


讨论的是ARM体系的CPU的7种工作模式

ARM有37个寄存器,其中31个通用寄存器,6个状态寄存器。本文主要讨论的是ARM体系的CPU的7种工作模式。 一、存储器格式(字对齐) Arm体系结构将存储器看做是从零地址开始的字节的线性组合。...


ARM工作模式

ARM工作模式根据功能不同,可分为7类: User Mode:用户模式。操作系统的Task一般以这种模式执行。User Mode是ARM唯一的非特权模式,这表示如果CPU处于这种模式下,很多指令将不能够执行,因此...


[原创] On Semi RSL10多协议无线系统级芯片(SoC)开发方案

On Semi公司的RSL10是超低功耗的多协议无线系统级芯片(SoC),采用ARMR CortexRM3处理器(48MHz)和LPDSP32 DSP核(音频CODEC),支持蓝牙...


恩智浦助力孩之宝与Harmonix推出的动感混音游戏DROPMIX近场通信体验

恩智浦半导体作为近场通信(NFC)技术的发明者,非常荣幸地宣布其与全球游戏和娱乐公司孩之宝公司(纳斯达克代...


通俗讲解单片机、ARM、MCU、DSP、FPGA、嵌入式错综复杂的关系!

首先,“嵌入式”这是个概念,准确的定义没有,各个书上都有各自的定义。但是主要思想是一样的,就是相比较PC机这种通用系统来说,嵌入式系统是个专用系统,结构精简,在硬件和软件...


[原创] NXP LPCXpresso54628低功耗ARM MCU开发方案

NXP公司的LPCXpresso54628是基于ARM Cortex-M4核的低功耗MCU,具有丰富外设,非常低功耗和增强的调试特性.ARM Cortex-M4 CPU采用3级...


51单片机如何轻松转型到ARM设计?

我以前一直用的是51,不过一直是C51,对C语言已经有10多年的经验,汇编用的很少,后来因为项目需要转到了ARM。一开始对ARM什么都不懂,看了本《ARM体系结构与编程》也是云里雾里的,但是...


Xilinx RFSoC凭借先进技术的最佳运用荣膺ARM TechCon创新奖

赛灵思新型RFSoC产品系列完美集成了RF射频信号链以及FPGA逻辑和多核多处理ARM子系统 赛灵思公司(Xilinx, Inc.,(NASDAQ:XLNX))今天宣布,其Zynq® UltraScale+™ RFSoC产品线凭借对先进技术的最佳运用...


使用CircuitPython开发板简化基于ARM®Cortex®-M0 +的物联网嵌入式设计

许多嵌入式应用使用先进的MCU,但只需要基本的硬件控制功能,而不需要高级嵌入式设计的硬实时要求。开发商和制造商经常沉浸在硬件设计,C / C ++编程和实时操作系统的细节中。幸运的是,...


公共安全物联网:利用数据让城市更安全

2017年10月1日,拉斯维加斯市曼德勒海湾酒店附近发生枪击事件。截止10月3日,枪案已造成至少59人死亡,527人受伤 。...


Zynq 7015 linux跑起来之构建ARM核

首先,这里跑linux主要是PS部分的,这里暂时不用PL部分。 打开vivado新建一个project. 项目名和保存路径 RTL project next next next 选Board,如果选器件,是一样的,只是需要去根据实际情况设置一些东...